

Mockingbird-N/V/L 14/15_CML & Hellcat14/15_CML UMA Schematic

2019/12/09

REV : SC

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number


Mockingbird_CML

Rev
SC

Date: Monday, December 09, 2019

Sheet 1 of 105


Mockingbird N/V/L/HellCat CML Block Diagram



SSID = CPU


24 PECL_CPU << >>
 24,44,46 PROCHOT#_CPU << >>
 55 TOUCH_PANEL_INTR# << >>
 24,65 TOUCHPAD_INTR# >> >>
 61 BLUETOOTH_EN << >>

[PECL] and [PROCHOT#]
 Impedance control: 50 ohm



(#543016) PROCHOT# Routing Guidelines


Figure 10-1. Routing Illustration for PROCHOT# Topology



M1,2,3,4,5: <3 inches
 M6: 1-1.1 inches
 MCPU: 0.3-1.5 inches
 Mt <0.3 mils
 Main route (M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: CPU (THML/JTAG)	
Size: A3	Document Number:	Rev: SC	
Date: Monday, December 09, 2019	Sheet: 3	of 105	



15 CFG3 <<< _____

15 CFG4 <<< _____





<Core Design>					
DELL		Wistron Corporation 21F, 8th, Sec.1, Hsin-Tai Wu Rd., Hsieh- Taipei Hsien 221, Taiwan, R.O.C.			
Title					
		CPU (CFG/IST)			
Size A2	Document Number	Mockingbird_CML			Rev SC
Date:	Monday, December 09, 2019	Sheet	5	of	106


```

46 VSSSA_SENSE <<< _____
46 VCCSA_SENSE <<< _____


46 VCCGT_SENSE <<< _____
46 VSSGT_SENSE <<< _____

```



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size

A3

Document Number

Mockingbird_CML

Date: Monday, December 09, 2019

Rev

SC

Sheet

9


 of

105

1V_CPU_CORE


1V_CPU_CORE

22U 0603 x 32



VCCGT


22U 0603 x 32 (6 DY)



VCCSA

1V_VCCSA

22U 0603 x 6 (1DY)



Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mΩ ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
	8x 10uF 0402		Place as close to the package as possible
	18x 47uF 0805 (6.3V)		Place as close to the package as possible. Can be placed on as either Primary or back side cap.

Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCGT	15x 22uF 0603 4x 47uF 0805 (6.3V)		Place underneath the package
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	
VCCSA		4x 0402	Placeholder only.
	6x 10uF 0402	7x 10uF 0402	
	2x 47uF 0805 (6.3V)		
VDDQ	2x 0805	4x 1uF 0402/0201	Placeholder Only Place as close to the package as possible.
		3x 10uF 0402	
VCCIO	1x 22uF 0603 6x 10uF 0402 4x 1uF 0201		Place underneath the package
		6x 10uF 0402	Place as close to the package as possible
VCCN_L_OC	4x 0402 1x 1uF 0402		Placeholder Only Do not merge VCCN_L_OC and VCCN to any noisy and high current power rail and do not route them close/parallel to the power rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
		1x 1uF 0402	Place as close as possible to BGA and can be placed on as either Primary or back side cap.
VCCGT	1x 0805		Placeholder Only. Can be placed on as either Primary or back side cap.
VCCMm	3x 1uF 0402 3x 1uF 0402		

Notes:





- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a 6.3V voltage retention.
- Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source.

Core Design




SSID = CPU

PCH DERIVED RAILS




U-line 23e 28W
IccMax current-10ms max = 34 A


UNSLICED GT



VCCIO




+VCCMPHYGTAON_1P0 (ICCMAX.=2.12A)




Layout Note:


1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15



<Core Design>





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (Power CAP2)			
Size	Document Number	Rev	
A3	Mockingbird_CML	S	
Date:	Monday, December 09, 2019	Sheet 11 of	105

SSID = MEMORY



Title			
DDR3-SODIMM1			
Size A2	Document Number	Rev	
	Mockingbird_CML	SC	
Date:	Monday, December 09, 2019	Sheet	12 of 106

SSID = MEMORY



Title			
DDR4-SODIMM2			
Size A2	Document Number		Rev
	Mockingbird_CML		SC
Date: Monday, December 09, 2019		Sheet 13 of	106

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR (RSVD) (DDR4-CHA1)**

Size A4	Document Number Mockingbird_CML	Rev SC
------------	---	------------------



(#543016) Unused SATAFP[2:0]/GPP_E[2:0] pins must be terminated to either 3.3 V rail or GND using 8.2 kΩ to 10 kΩ on the motherboard.
Do not use both pull-up and pull-down. Either pull-up or pull-down is acceptable.





	REQ#	Req#
QSR_QC#	TYPEC_PD	NC
QSR_QC#	Power state	QSR2.0 Power
QSR_QC#	QSR2.0 Power	NC
QSR_QC#	QSR2.0 Power	TYPEC_PD


SKL	Max Device (Ports)	Max Lanes	PCIe® Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)			
						x1	x2	x4	
U	6	12	1	8b/10b	2500	0.25	0.50	1.00	
			2	8b/10b	5000	0.50	1.00	2.00	
			3	128b/130b	8000	1.00	2.00	3.94	
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00	
			2	8b/10b	5000	0.50	1.00	2.00	

SKU	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Mainstream/ Base-U	USB 3.1 Gen 1	USB 3.1 Gen 1	USB 3.1 Gen 1	USB 3.1 Gen 1	PCIe*	PCIe*	GBE 0A/ PCIe*	GBE 0B/ PCIe*	GBE 0C/ PCIe*	PCIe*	SATA 0/ PCIe*	SATA 1A/ PCIe*	GBE 0D/ PCIe*	GBE 0E/ PCIe*	PCIe*	PCIe*
Premium-U	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	GBE 0A/ PCIe*	GBE 0B/ PCIe*	GBE 0C/ PCIe*	PCIe*	PCIe*/ SATA 0	PCIe*/ SATA 1A	GBE 0D/ PCIe*	GBE 0E/ PCIe*	PCIe*/ SATA 1B	PCIe*/ SATA 2
Premium-Y	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	PCIe*/ USB 3.1 Gen 1/ Gen 2	GBE 0A/ PCIe*	GBE 0B/ PCIe*	GBE 0C/ PCIe*	PCIe*	PCIe*/ SATA 0	PCIe*/ SATA 1A	GBE 0D/ PCIe*	GBE 0E/ PCIe*	Not Available	Not Available

PCH-LP		PCie* Controller #1				PCie* Controller #2				PCie* Controller #3				PCie* Controller #4			
		Cycle Router #2								Cycle Router #3							
Flex I/O Lane		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PCie* Lane		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Premium-U	1x4	RP1				RP5				RP9				RP13			
	1x4 LR	RP1				RP5				RP9				RP13			
	2x2	RP1	RP1	RP3	RP3	RP5	RP5	RP7	RP7	RP9	RP9	RP11	RP11	RP13	RP13	RP15	RP15
	2x2+2x1	RP1	RP1	RP3	RP3	RP5	RP5	RP7	RP7	RP9	RP9	RP11	RP11	RP13	RP13	RP15	RP15
	2x1+2x2	RP4	RP4	RP1	RP1	RP6	RP6	RP5	RP5	RP12	RP12	RP5	RP5	RP16	RP16	RP13	RP13




AOZ Power switch, P/N: 074.01334.0093
Low Rds(on) = 5m Ohm
Turn on rise time = 10us



External Pull-up requirement for SLP_S0# and EXT_PWR_GATE# signal pins




Signal Name	Pull-up Resistor Value		Note
	3.3V Signaling Mode	1.8V Signaling Mode	
EXT_FTW_GATE#	100k	75k	Pull-up resistor is required
SLP_S0#	100k	75k	Pull-up resistor is required if a device is monitoring SLP_S0# before RSTREQ# de-assertion






BATLOW#:
Pull-up required even if not implemented.







#543016 Rev0.7

1. VCCST_PWRGD is only 1.0 V tolerant.
2. VCCST_PWRGD must go low during 5x pwr states, regardless of the voltage level of VCCST






SSID = CPU








Bucky DMIC I2C from Codec IC





R1920-R1921 need to close for merge prepare



0513




	Board ID2	Board ID1
14 UMA non interleaved	0	0
15 UMA non interleaved	0	1
14 DIS interleaved	1	0
15 DIS interleaved	1	1




(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.

WWAN 0508

The diagram shows a vertical connection. At the top is a red circle labeled "3D3V_S5_PCH". A vertical line descends from it, passing through a resistor symbol labeled "R2121 10KR2J-3-GP". At the bottom of the resistor is a red circle labeled "WWAN_DB_DET#".








Voltage Supply	Area	PCB Pins showing location	Value	Size	Quantity	Placement Type (Inventory)	Place name (Ref's)
V1.0SA	VCCA_1P02_1P03	BR12	-	-	-	-	-
	VCCA_OC_1P03	BR14	-	-	-	-	-
	VCCA_SIC_1P03	BU12	-	-	-	-	-
	VCCA_KTAL_1P05	CPS	1uF	0402	1	E	CPS
	VCCDUSE_1P05	CC12	-	-	-	-	-
	VCCDPM_1P05	BT12, BR24, BR15, BU14, BT22, BT24, BW16, BW19, BV16, CA14, CB16, CD16, CE16, CF16, CH16, CH17, CH18, CH19, CH20, CH21, CH22, CH23, CH24, CH25, CH26, CH27, CH28, CH29, CH30, CH31, CH32, CH33, CH34, CH35, CH36, CH37, CH38, CH39, CH40, CH41, CH42, CH43, CH44, CH45, CH46, CH47, CH48, CH49, CH50, CH51, CH52, CH53, CH54, CH55, CH56, CH57, CH58, CH59, CH60, CH61, CH62, CH63, CH64, CH65, CH66, CH67, CH68, CH69, CH70, CH71, CH72, CH73, CH74, CH75, CH76, CH77, CH78, CH79, CH80, CH81, CH82, CH83, CH84, CH85, CH86, CH87, CH88, CH89, CH90, CH91, CH92, CH93, CH94, CH95, CH96, CH97, CH98, CH99, CH100, CH101, CH102, CH103, CH104, CH105, CH106, CH107, CH108, CH109, CH110, CH111, CH112, CH113, CH114, CH115, CH116, CH117, CH118, CH119, CH120, CH121, CH122, CH123, CH124, CH125, CH126, CH127, CH128, CH129, CH130, CH131, CH132, CH133, CH134, CH135, CH136, CH137, CH138, CH139, CH140, CH141, CH142, CH143, CH144, CH145, CH146, CH147, CH148, CH149, CH150, CH151, CH152, CH153, CH154, CH155, CH156, CH157, CH158, CH159, CH160, CH161, CH162, CH163, CH164, CH165, CH166, CH167, CH168, CH169, CH170, CH171, CH172, CH173, CH174, CH175, CH176, CH177, CH178, CH179, CH180, CH181, CH182, CH183, CH184, CH185, CH186, CH187, CH188, CH189, CH190, CH191, CH192, CH193, CH194, CH195, CH196, CH197, CH198, CH199, CH200, CH201, CH202, CH203, CH204, CH205, CH206, CH207, CH208, CH209, CH210, CH211, CH212, CH213, CH214, CH215, CH216, CH217, CH218, CH219, CH220, CH221, CH222, CH223, CH224, CH225, CH226, CH227, CH228, CH229, CH230, CH231, CH232, CH233, CH234, CH235, CH236, CH237, CH238, CH239, CH240, CH241, CH242, CH243, CH244, CH245, CH246, CH247, CH248, CH249, CH250, CH251, CH252, CH253, CH254, CH255, CH256, CH257, CH258, CH259, CH260, CH261, CH262, CH263, CH264, CH265, CH266, CH267, CH268, CH269, CH270, CH271, CH272, CH273, CH274, CH275, CH276, CH277, CH278, CH279, CH280, CH281, CH282, CH283, CH284, CH285, CH286, CH287, CH288, CH289, CH290, CH291, CH292, CH293, CH294, CH295, CH296, CH297, CH298, CH299, CH300, CH301, CH302, CH303, CH304, CH305, CH306, CH307, CH308, CH309, CH310, CH311, CH312, CH313, CH314, CH315, CH316, CH317, CH318, CH319, CH320, CH321, CH322, CH323, CH324, CH325, CH326, CH327, CH328, CH329, CH330, CH331, CH332, CH333, CH334, CH335, CH336, CH337, CH338, CH339, CH340, CH341, CH342, CH343, CH344, CH345, CH346, CH347, CH348, CH349, CH350, CH351, CH352, CH353, CH354, CH355, CH356, CH357, CH358, CH359, CH360, CH361, CH362, CH363, CH364, CH365, CH366, CH367, CH368, CH369, CH370, CH371, CH372, CH373, CH374, CH375, CH376, CH377, CH378, CH379, CH380, CH381, CH382, CH383, CH384, CH385, CH386, CH387, CH388, CH389, CH390, CH391, CH392, CH393, CH394, CH395, CH396, CH397, CH398, CH399, CH400, CH401, CH402, CH403, CH404, CH405, CH406, CH407, CH408, CH409, CH410, CH411, CH412, CH413, CH414, CH415, CH416, CH417, CH418, CH419, CH420, CH421, CH422, CH423, CH424, CH425, CH426, CH427, CH428, CH429, CH430, CH431, CH432, CH433, CH434, CH435, CH436, CH437, CH438, CH439, CH440, CH441, CH442, CH443, CH444, CH445, CH446, CH447, CH448, CH449, CH450, CH451, CH452, CH453, CH454, CH455, CH456, CH457, CH458, CH459, CH460, CH461, CH462, CH463, CH464, CH465, CH466, CH467, CH468, CH469, CH470, CH471, CH472, CH473, CH474, CH475, CH476, CH477, CH478, CH479, CH480, CH481, CH482, CH483, CH484, CH485, CH486, CH487, CH488, CH489, CH490, CH491, CH492, CH493, CH494, CH495, CH496, CH497, CH498, CH499, CH500, CH501, CH502, CH503, CH504, CH505, CH506, CH507, CH508, CH509, CH510, CH511, CH512, CH513, CH514, CH515, CH516, CH517, CH518, CH519, CH520, CH521, CH522, CH523, CH524, CH525, CH526, CH527, CH528, CH529, CH530, CH531, CH532, CH533, CH534, CH535, CH536, CH537, CH538, CH539, CH540, CH541, CH542, CH543, CH544, CH545, CH546, CH547, CH548, CH549, CH550, CH551, CH552, CH553, CH554, CH555, CH556, CH557, CH558, CH559, CH560, CH561, CH562, CH563, CH564, CH565, CH566, CH567, CH568, CH569, CH570, CH571, CH572, CH573, CH574, CH575, CH576, CH577, CH578, CH579, CH580, CH581, CH582, CH583, CH584, CH585, CH586, CH587, CH588, CH589, CH590, CH591, CH592, CH593, CH594, CH595, CH596, CH597, CH598, CH599, CH600, CH601, CH602, CH603, CH604, CH605, CH606, CH607, CH608, CH609, CH610, CH611, CH612, CH613, CH614, CH615, CH616, CH617, CH618, CH619, CH620, CH621, CH622, CH623, CH624, CH625, CH626, CH627, CH628, CH629, CH630, CH631, CH632, CH633, CH634, CH635, CH636, CH637, CH638, CH639, CH640, CH641, CH642, CH643, CH644, CH645, CH646, CH647, CH648, CH649, CH650, CH651, CH652, CH653, CH654, CH655, CH656, CH657, CH658, CH659, CH660, CH661, CH662, CH663, CH664, CH665, CH666, CH667, CH668, CH669, CH670, CH671, CH672, CH673, CH674, CH675, CH676, CH677, CH678, CH679, CH680, CH681, CH682, CH683, CH684, CH685, CH686, CH687, CH688, CH689, CH690, CH691, CH692, CH693, CH694, CH695, CH696, CH697, CH698, CH699, CH700, CH701, CH702, CH703, CH704, CH705, CH706, CH707, CH708, CH709, CH710, CH711, CH712, CH713, CH714, CH715, CH716, CH717, CH718, CH719, CH720, CH721, CH722, CH723, CH724, CH725, CH726, CH727, CH728, CH729, CH730, CH731, CH732, CH733, CH734, CH735, CH736, CH737, CH738, CH739, CH740, CH741, CH742, CH743, CH744, CH745, CH746, CH747, CH748, CH749, CH750, CH751, CH752, CH753, CH7					

Voltage Supply	Area	PCB Pin sharing power rail	Value	Size	Quantity	Placement Type (X/Y/angle)	Place capacitor(s) near rail(s)
V3.3A	VCCPRIM_3P3	C82; C83; C22; C23; C02; C03; CP28 BW23; BP23; C816	0.1uF	D402	1	E	CP29, Note 1
			1uF	D402	1	E	CP29, Note 1
V3.3A/V1.8A	VCCSP1	BV23	-	-	-	-	-
V3.3A/V1.5A/V1.8A	VCC0DA	BT20	-	-	-	-	-
V3.3D5W	VCCD5W_GPT0	BR24, BT23	1uF	D402	1	E	BR24, Note 1
V3.3RTC	VCCRTC	BR23	1uF	D402	1	E	BR23
PCB Internal VRM	VCCD5W_1P05	BT24	1uF	D402	1	E	BT24, Note 1
		PC28CXTXT	BP24	1uF	D201	1	BP24
	VCCDPHY_1P24	BR23, C425, CP28, B714, C424	4.7uF	D402	1	E	CP25

Notes:

1. Placeholder only. Does not need to be stuffed.
2. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near rails" instructions above to ensure that timing is optimized.
3. Capacitors should be placed less than 100 mil (2.54 mm) from the edge of package.
4. For description of (R)unway, and (E)dge decoupling capacitor placement, refer to "Loop Inductance Reduction Decoupling".
5. Refer to Electromagnetic Interference chapter for recommended placement
6. Refer to the vendor requirements for bulk decoupling which will be in addition to the recommendation mentioned in the table above.



Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	Corner A71
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	



Pin Name	Strap Name	Strap define and value	IO Power
----------	------------	------------------------	----------


GPIO055/SHD_CS 06	BSS_STRAP	Boot Source Select Strap 1=Use the Shared SPI pins for Boot Note 2 0=Use the eSPI Flash Channel for Boot Note 1	VTR2
----------------------	-----------	---	------

- Note 1:** If the eSPI Flash Channel is used for booting, i.e., eSPI Master Attached Flash Sharing (MAFS), the GPIO055/PWM05HD_CS0n pin must be used as RSMRSTR. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel. In addition, the GPIO106/GPT_P_IN15HD_IO3MCT3 pin must be used as DSW_PWR0K. This pin will also be driven high by the boot ROM code to support Deep Sleep Low timing requirements.
- 2:** If the Shared SPI port is used for booting, then any unused GPIO may be used for RSMRSTR.
- 3:** The comparator strap option is an optional feature that can be enabled to OTP to enable the Boot ROM to configure and lock the strap. If the strap is enabled in OTP, and an external pull-up/pull-down is required to determine the default comparator behavior. If the strap option is not enabled in OTP, the CMP_STRAP is not supported and no external pull-up or pull-down required. Application firmware may enable the comparator if supported by the specific package.


2.4.16 SHARED SPI FLASH CHIP SELECT PULL-UP RESISTOR RECOMMENDATION

GPIO055/SHD_CS0# pin is used to determine the boot source (eSPI Flash channel or shared SPI). In addition, the GPIO055/SHD_CS0# pin is used as an indication that the Shared SPI is powered. This pin must be at a high level for the device to load code from the SPI Flash device.

There is presently a requirement for a pull-up resistor on the SHD_CS0# pin on the board if the Shared SPI flash interface is used so that the SPI_CS0# is detected high while RSMRST# is low.



BOARD ID		Board: Hecopip1550	FULL LOW RESISTOR	FULL HIGH RESISTOR	VOLTAGE
BOARD ID	1	1000	100.0%	17.8%	28.8
	2	1001	100.0%	17.8%	28.8
	3	1002	100.0%	17.8%	28.8
	4	1003	100.0%	17.8%	28.8
	5	1004	100.0%	17.8%	28.8
	6	1005	100.0%	17.8%	28.8
	7	1006	100.0%	17.8%	28.8
	8	1007	100.0%	17.8%	28.8
	9	1008	100.0%	17.8%	28.8
	10	1009	100.0%	17.8%	28.8
BOARD ID	11	1010	100.0%	17.8%	28.8
	12	1011	100.0%	17.8%	28.8
	13	1012	100.0%	17.8%	28.8
	14	1013	100.0%	17.8%	28.8
	15	1014	100.0%	17.8%	28.8
	16	1015	100.0%	17.8%	28.8
	17	1016	100.0%	17.8%	28.8
	18	1017	100.0%	17.8%	28.8
	19	1018	100.0%	17.8%	28.8
	20	1019	100.0%	17.8%	28.8
BOARD ID	21	1020	100.0%	17.8%	28.8
	22	1021	100.0%	17.8%	28.8
	23	1022	100.0%	17.8%	28.8
	24	1023	100.0%	17.8%	28.8
	25	1024	100.0%	17.8%	28.8
	26	1025	100.0%	17.8%	28.8
	27	1026	100.0%	17.8%	28.8
	28	1027	100.0%	17.8%	28.8
	29	1028	100.0%	17.8%	28.8
	30	1029	100.0%	17.8%	28.8
BOARD ID	31	1030	100.0%	17.8%	28.8
	32	1031	100.0%	17.8%	28.8
	33	1032	100.0%	17.8%	28.8
	34	1033	100.0%	17.8%	28.8
	35	1034	100.0%	17.8%	28.8
	36	1035	100.0%	17.8%	28.8
	37	1036	100.0%	17.8%	28.8
	38	1037	100.0%	17.8%	28.8
	39	1038	100.0%	17.8%	28.8
	40	1039	100.0%	17.8%	28.8
BOARD ID	41	1040	100.0%	17.8%	28.8
	42	1041	100.0%	17.8%	28.8
	43	1042	100.0%	17.8%	28.8
	44	1043	100.0%	17.8%	28.8
	45	1044	100.0%	17.8%	28.8
	46	1045	100.0%	17.8%	28.8
	47	1046	100.0%	17.8%	28.8
	48	1047	100.0%	17.8%	28.8
	49	1048	100.0%	17.8%	28.8
	50	1049	100.0%	17.8%	28.8
BOARD ID	51	1050	100.0%	17.8%	28.8
	52	1051	100.0%	17.8%	28.8
	53	1052	100.0%	17.8%	28.8
	54	1053	100.0%	17.8%	28.8
	55	1054	100.0%	17.8%	28.8
	56	1055	100.0%	17.8%	28.8
	57	1056	100.0%	17.8%	28.8
	58	1057	100.0%	17.8%	28.8
	59	1058	100.0%	17.8%	28.8
	60	1059	100.0%	17.8%	28.8




SSID = SPI Flash

18,24 SPI_CS_ROM_N1 >>>
18,24 SPI_CS_ROM_N0 >>>
18,24,91 SPI_SO_ROM <<<
18,24,91 SPI_CLK_ROM >>>
15,18,24,91 SPI_SI_ROM >>>
15,18,24 SPI_HOLD_ROM <<<
15,18,24 SPI_WP_ROM <<<

SSID = RTC


15,20 RTC_DET# <<<
24 VCCDSW_EN >>>
24 RTCRST_ON >>>

Layout : SKT251 and U2503 co-lay






Dual SPI0 Devices + TPM Topology Guidelines

The CFL PCH supports TPM through SPI0 bus. The topology below was a full configuration which consist of 2 SPI0 Flash and 1 TPM device. The system can be configured with 1 SPI0 Flash and 1 TPM device.




Segment	Time Type	Reference	Via Count	Max Length, mm		Max Length, mils	
				Segment	Total	Segment	Total
Notes:							
1. R1 Resistor should be 15 ohm for 1.8V and 33 ohm for 3.3V. SPI0_I/O2 and SPI0_I/O3 connection to be pulled up with 1k ohm on R2 resistor.							
2. 5 number of vias can be allowed.							
3. Reference plane should be Continuous Ground Plane only allowed.							
4. This topology relates to SPI0_IO_2 to 3, SPI0_MOSI, SPI0_MISO and SPI0_CLK							
5. Design guideline support up to 50MHz.							



(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 28	of 105

SSID = Audio




Layout Note:
Speaker trace width >40mil @ 2W4ohm speaker power





CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R-
Pin4	SPK_R+
Pin5	SPK_DET#
Pin6	GND

SPK_ID 1: FG
0: Veci



From Codec




Universal Jack (Moved to I/O Board)


To IO Board



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 30 of	105



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN RTL8106

Size

Custom

Document Number


Mockingbird_CML

Rev


SC


Date: Monday, December 09, 2019

Sheet 31 of 105





<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XFOM&RJ45			
Size	Document Number		Rev
A3	Mockingbird_CML		SC
Date:	Monday, December 09, 2019	Sheet	32 of 105




<Core Design>







		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Card Reader-RTS5170			
Size	Document Number		Rev
A4	Mockingbird_CML		SC
Date: Monday, December 09, 2019		Sheet 33 of	105



SSID = USB3.0 Port1




Main Func = USB3.0 Port2



SSID = USB Charger

2018.03.24




Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X

The following equation programs the typical current limit:

$$I_{OS_VP} (mA) = \frac{50,500}{(R_{ILIM_XX} (k\Omega) + 0.1)}$$

R_{ILIM,XX} corresponds to either R_{ILIM,HI} or R_{ILIM,LO} as appropriate.

BOLT 15 32bit 0822



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Charger

Size

Document Number

Rev

Custom

Mockingbird_CML


SC

Date: Monday, December 09, 2019

Sheet 36 of 105

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A4	Mockingbird_CML		SC
Date:	Monday, December 09, 2019		Sheet 37 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Mockingbird_CML</i>		<i>SC</i>
Date:	Monday, December 09, 2019		Sheet 38 of 105




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(RSVD)			
Size A2	Document Number Mockingbird CML		Rev SC
Date: Monday, December 09, 2019		Sheet 39	of 106


VCCST_CPU

VCCST_CPU

VCCST_CPU




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Connected_Standby(1/2)+DS3</i>			
Size A4	Document Number <i>Mockingbird_CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 41 of	106



(Blanking)

<Core Design>





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Connected_Standby(2/2)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 42 of	105

OFFPAGE

OFFPAGE




PROG	PRIORITY	TYPE	IN	LN	MAX	CARRY	DEFAULT SWITCHING FREQUENCY	Autonomous charging	DEFAULT ACTUALS Regd
0	1	1					733MHz	No	0.476
8.45							733MHz	No	1.5
14.7							1MHz	No	1.5
21.0							1MHz	No	0.476
24.0							733MHz	Yes	0.476
26.7							733MHz	Yes	1.5
32.3							733MHz	Yes	0.476
61.9							1MHz	No	0.476
71.6							1MHz	No	1.5
82.5							733MHz	No	1.5
93.1							733MHz	No	0.476
105							733MHz	No	0.476
118							733MHz	No	1.5
133							1MHz	No	1.5
147							1MHz	No	0.476
162							733MHz	Yes	0.476
178							733MHz	Yes	1.5
195							733MHz	Yes	1.5
207							1MHz	No	0.476
231							1MHz	No	1.5
267							733MHz	No	0.476
287							733MHz	No	1.5
348							733MHz	No	0.476
365	1						733MHz	No	0.476




SSID = PWR.Plane.Regulator_5V

OFFPAGE-Signal



OFFPAGE-GAP

SY8288C For 5V




SSID = PWR.Plane.Regulator_3D3V


OFFPAGE-Signal



OFFPAGE-GAP



TPS51393 For 3D3V



ISL95859C For CPUCORE

PH on CPU side

32444 PROCHOTX_CPU <<<—
 7 SWD_ALERTX_CPU <<<—
 7 SWD_CLK_CPU >>>—
 7 SWD_DATA_CPU >>>—
 1744 PWR_BMP_PWRGD >>>—
 1724,42,44 VCCST_PWRGD >>>—

For VCCGT Sense

8 VCCGT_SENSE >>>—
 8 VCCST_SENSE >>>—

For Vcore Sense

7 VCCORE_SENSE >>>—
 7 VCCORE_SENSE >>>—

For Vccsa Sense

8 VCCSA_SENSE >>>—
 8 VCCSA_SENSE >>>—


EE side Link

SVID Pull High V

TV_VCCST_CPU
 PWR_CORE_VCCST



47 PWR_VCORE_PWMS >>>—
 47 PWR_VCORE_SRAM >>>—
 47 PWR_VCORE_SRAM >>>—
 47 PWR_VCORE_FCOM >>>—
 47 PWR_VCORE_PWMA >>>—
 47 PWR_VCCST_PWM >>>—
 48 PWR_VCCST_FCOM >>>—
 48 PWR_VCCST_SRAM >>>—
 48 PWR_VCCSA_SRAM >>>—
 50 PWR_VCCSA_PWM >>>—
 50 PWR_VCCSA_FCOM >>>—
 47 PWR_VCORE_SEN1 >>>—
 47 PWR_VCORE_SEN2 >>>—
 44 CHDR_PSYS_BMP >>>—

	U22	U42
PC4614	330P (78.33124.2FLDL)	330P (78.33124.2FLDL)
PC4618	1K (78.10224.2FLDL)	470P (78.47124.2FLDL)
PC4625	DY	0.022u (78.22321.2FLDL)
PC4626	DY	0.022u (78.22321.2FLDL)
PC4669	DY	DY
PC4670	1K (64.10015.6DL)	DY
PC4642	267 (64.26705.6DL)	499 (64.49905.6DL)
PC4630	0.3uF (78.10431.2FLDL)	47nF (78.47322.02FD)
PC4628	0.01uF (78.10322.2FLDL)	22nF (78.22321.2FLDL)
PC4654	DY	0.01uF (78.10322.2FLDL)
PC4653	DY	47nF (78.47322.02FD)
PC4633	1.54K (64.15415.6DL)	2.55K (64.25515.6DL)
PC4608	76.8K (64.76825.6DL)	97.6K (64.97625.6DL)





SSID = CPU_CORE

Offpage-Signal



AOZ5516Q For VCCGT

For acoustic noise



KBL_U22_15W
Icc(max)=31A
TDC=21A

Confirm with EE
22uF/0805 total 33pcs
(78.22610.L2L)

RSVD

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
<i>POWER (CPU VCCGTS RSVD)</i>		
Size	Document Number	Rev
A3	<i>Mockingbird_CML</i>	<i>SC</i>
Date: Monday, December 09, 2019		
Sheet 49 of 105		

ISL95808 For VCCSA

OFFPAGE




46 PWR_VCCSA_PWM >>>
46 PWR_VCCSA_FCCM >>>
46 PWR_VCCSA_ISUMP <<<
46 PWR_VCCSA_ISUMN <<<



SSID = PWR.Plane.Regulator_1D2V/0D6V

OFFPAGE



OFFPAGE_GAP





Table 1. VTT_CNTL and SLP_S4 Control for Output State




STATE	VTT_CNTL	SLP_S4	VFP	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF (high-Z)
S5/S4	LO	LO	OFF (discharge)	OFF (discharge)	OFF (discharge)	OFF (discharge)



SSID = PWR.Plane.Regulator_1D0V


OFFPAGE-Signal

OFFPAGE-GAP




SSID = 1D8V


OFFPAGE




OFFPAGE_GAP





APL5934 for 1D8V





<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
054_LDO-V1D8V&2D5V					
Size	Document Number				Rev
A3	Mockingbird_CML				SC
Date: Monday, December 09, 2019			Sheet	54	of 105



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT(Reserved)

Size
A3

Document Number
Mockingbird_CML

Rev
SC




Date: Monday, December 09, 2019

Sheet 56 of 105





SSID = HDMI Level Shifter/Connector

4 HDMI_DDI_TX_N0 >>>
4 HDMI_DDI_TX_P0 >>>
4 HDMI_DDI_TX_N1 >>>
4 HDMI_DDI_TX_P1 >>>
4 HDMI_DDI_TX_N2 >>>
4 HDMI_DDI_TX_P2 >>>
4 HDMI_DDI_TX_N3 >>>
4 HDMI_DDI_TX_P3 >>>

4 HDMI_SCL_CPU >>>
4 HDMI_SDA_CPU <<<
4 HDMI_HPD_CPU <<<



EMI Request :



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.3, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI**

Size: Custom Document Number: **Mockingbird_CML** Rev: **SC**

Date: Monday, December 09, 2019 Sheet: 57 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3

Document Number
Mockingbird_CML


Rev
SC

Date: Monday, December 09, 2019

Sheet 58 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserved)

Size
A3

Document Number
Mockingbird_CML


Rev
SC

Date: Monday, December 09, 2019


Sheet 59 of 105

SSID = HDD

HDD





HDD POWER



SATA HDD Connector

COLAY WITH:R1611/R1612/R1607/R1608



<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title SATA IF_HDD/ODD			
Size	Document Number	Rev	
Custom	Mockingbird CML	SC	
Date:	Monday, December 03, 2019	Sheet	60 of 105

SSID = WLAN

PCIE

16 WLAN_PCIE_TX_N >>>—
 16 WLAN_PCIE_TX_P <<<—
 16 WLAN_PCIE_RX_N >>>—
 16 WLAN_PCIE_RX_P <<<—

PCIE_CLK

18 WLAN_CLK_CPU_N >>>—
 18 WLAN_CLK_CPU_P <<<—
 18 WLAN_CLKREQ_CPU_N <<<—

USB2.0

16 BT_USB20_P >>>—
 16 BT_USB20_N <<<—

Single end

3 BLUETOOTH_EN >>>—

Debug

24,68 HOST_DEBUG_TX >>—

Power EN (Madesimo)


19 BT_PCMOUT_CLKREQ0 >>>—
 19 BT_PCMFRM_CRF_RST_N >>>—

21 CNV_WT_DN0 >>>—
 21 CNV_WT_DP0 >>>—
 21 CNV_WT_DN1 >>>—
 21 CNV_WT_DP1 >>>—
 21 CNV_WT_CLK_DN >>>—
 21 CNV_WT_CLK_DP >>>—


21 CNV_WR_DN0 <<<—
 21 CNV_WR_DP0 <<<—
 21 CNV_WR_DN1 <<<—
 21 CNV_WR_DP1 <<<—
 21 CNV_WR_CLK_DN <<<—
 21 CNV_WR_CLK_DP <<<—

15,20 CNV_RGI_DT_R >>>—
 20 CNV_BRI_DT_R >>>—
 20 CNV_BRI_RSP <<<—
 20 CNV_RGI_RSP <<<—

18 JIO3_PCIE_WAKE# >>—
 18 CLKN_XTAL_LCP_R >>—



AFTE14P-GP	AFTP6101	1	3D3V_WLAN
AFTE14P-GP	AFTP6105	1	WLAN_CLKREQ_CPU_N
AFTE14P-GP	AFTP6106	1	WIFI_RF_EN_R
AFTE14P-GP	AFTP6107	1	BLUETOOTH_EN_R
AFTE14P-GP	AFTP6108	1	PLT_RST#
AFTE14P-GP	AFTP6109	1	BT_USB20_CON_N
AFTE14P-GP	AFTP6110	1	BT_USB20_CON_P
AFTE14P-GP	AFTP6102	1	JIO3_PCIE_WAKE#



NGFF_KEY_E_75P
 SKT-NGFF75P-164-GP
 062.10003.0B11
 2nd = 062.10007.0371
 3rd = 062.10007.0511

BT_USB20_CON_P R6111 2 0R0402-PAD BT_USB20_P
 BT_USB20_CON_N R6110 2 0R0402-PAD BT_USB20_N

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **NGFF WLAN CONN**

Size: A3 Document Number: **Mockingbird_CML** Rev: **SC**

Date: Monday, December 03, 2019 Sheet: 61 of 105

```

24 CLK_ITE0B10 <<< =====
24 DAT_ITE0B10 <<< =====

WWAN

16 WWAN_PCE_RX_N <<< =====
16 WWAN_PCE_RX_P <<< =====
16 WWAN_PCE_TX_N <<< =====
16 WWAN_PCE_TX_P <<< =====

18 WWAN_PCE_CLK_P <<< =====
18 WWAN_CLKREQ_CPU_N <<< =====

20 WWAN_FULL_PWR_EN_R <<< =====


21 WWAN_BB_RST# <<< =====
17,40,61,63,66,91 WWAN_GPD_PERSIST# <<< =====
PLT_RST# <<< =====

20,21 WWAN_DB_DET# <<< =====


16 WWAN_USB20_N <<< =====
16 WWAN_USB20_P <<< =====

16 DUAL_BOOT_EVENT# <<< =====


```



SSID = M.2 SSD



SSD M.2 CONN



SKT-NGFF75P-224-GP
062.10003.0F31
2nd = 062.10003.0481
3rd = 062.10003.0F21


**PCIE:1 SATA:0**

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

Index	Key	Key Size	Key Type	Key Space
1	1	1	1	1
2	1	1	1	1
3	1	1	1	1
4	1	1	1	1
5	1	1	1	1
6	1	1	1	1
7	1	1	1	1
8	1	1	1	1
9	1	1	1	1
10	1	1	1	1
11	1	1	1	1
12	1	1	1	1
13	1	1	1	1
14	1	1	1	1
15	1	1	1	1
16	1	1	1	1
17	1	1	1	1
18	1	1	1	1
19	1	1	1	1
20	1	1	1	1
21	1	1	1	1
22	1	1	1	1
23	1	1	1	1
24	1	1	1	1
25	1	1	1	1
26	1	1	1	1
27	1	1	1	1
28	1	1	1	1
29	1	1	1	1
30	1	1	1	1
31	1	1	1	1
32	1	1	1	1
33	1	1	1	1
34	1	1	1	1
35	1	1	1	1
36	1	1	1	1
37	1	1	1	1
38	1	1	1	1
39	1	1	1	1
40	1	1	1	1
41	1	1	1	1
42	1	1	1	1
43	1	1	1	1
44	1	1	1	1
45	1	1	1	1
46	1	1	1	1
47	1	1	1	1
48	1	1	1	1
49	1	1	1	1
50	1	1	1	1
51	1	1	1	1
52	1	1	1	1
53	1	1	1	1
54	1	1	1	1
55	1	1	1	1
56	1	1	1	1
57	1	1	1	1
58	1	1	1	1
59	1	1	1	1
60	1	1	1	1
61	1	1	1	1
62	1	1	1	1
63	1	1	1	1
64	1	1	1	1
65	1	1	1	1
66	1	1	1	1
67	1	1	1	1
68	1	1	1	1
69	1	1	1	1
70	1	1	1	1
71	1	1	1	1
72	1	1	1	1
73	1	1	1	1
74	1	1	1	1
75	1	1	1	1
76	1	1	1	1
77	1	1	1	1
78	1	1	1	1
79	1	1	1	1
80	1	1	1	1
81	1	1	1	1
82	1	1	1	1
83	1	1	1	1
84	1	1	1	1
85	1	1	1	1
86	1	1	1	1
87	1	1	1	1
88	1	1	1	1
89	1	1	1	1
90	1	1	1	1
91	1	1	1	1
92	1	1	1	1
93	1	1	1	1
94	1	1	1	1
95	1	1	1	1
96	1	1	1	1
97	1	1	1	1
98	1	1	1	1
99	1	1	1	1
100	1	1	1	1


Table 13-12. SATA / PCI Express® Gen 2 and Gen 3 Capacitor Value

Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2 / SATA	PCI Express® Gen 3 / SATA
Processor Tx	180 nF	220 nF	10 nF	180 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³


Notes:

- Design Constraint: For SATs only, application, please refer to the IC channels we provide for details.
- Design Constraint: For SATs only optimization, both the top and the bottom need to have 10 or more capacitors at the motherboard. This contained options all SATs devices, however, the Rx 18 off capacitor can be removed if DUT covered 10x / devices are not used.
- Design Constraint: For SATs only configuration, the motherboard requires 100K AC capacitor and 100K AC capacitor is required for motherboard RX channel. **this option DOES NOT support DC coupled DUTs / Devices.**
- Design Constraints: For SATs only multichannel configuration, motherboard has requires a 220K AC capacitor and 100K AC capacitor is required for motherboard RX channel. **this option DOES NOT support DC coupled DUTs / Devices.**
- Design Constraints: Refer to the Chapter 3, "General Differential Signal Grouping and Grouping" under the additional parameters section for all design optimization parameters.
- Design Constraint: For PCIE*, lane that needs to support PCIe*/Gen2 devices or PCIe*/Gen3 devices, follow the PCIe*/Gen3 or SATs multichannel configuration; motherboard requires a 220K AC capacitor and 100K AC capacitor is required for motherboard RX channel. **this option DOES NOT support DC coupled DUTs / Devices.**


M.2 SSD2




SSD M.2 CONN




SKT-NGFF75P-224-GP
062.10003.0F31
2nd = 062.10003.048
3rd = 062.10003.0F21



PCIE:1 SATA:0




<Core Design>



SSID = Power BTN


24 KBC_PWRBTN# <<< _____
66 KBC_PWRBTN#_R <<< _____

Power button




SSID = Battery LED

Low activated from KBC GPIO
24,66 LED_MASK# >>> _____
24 CHG_AMBER_LED# >>> _____
24 BATT_WHITE_LED# >>> _____




SSID = HDD LED

24 MASK_SATA_LED# >>> _____
16 SATA_LED# >>> _____
63 M2_PCE_LED# <<< _____



SSID = M-BIST

17 PM_RSMRST# >>> _____
24 M_BIST >>> _____
24,44 HW_ACAV_IN >>> _____



BOLT 15 32b1 0822

DELL Wistron Corporation
21F, 88, Sec.1, Heint Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **LED Board&Power Button**

Size	Document Number	Rev
A2	Mockingbird_CML	SC
Date: Monday, December 09, 2019	Sheet 64 of 106	

SSID = IO Connector

IO DET

20 IO_DB_DET#_GPP05 <<<

AUDIO

27,29 AUD_RING <<<

27,29 AUD_SLEEVE <<<

29 AUD_HP1_JACK_L1 <<<

29 AUD_HP1_JACK_R1 <<<

27 AUD_SENSE >>>

CRD

16 CARD1_USB20_N <<<

16 CARD1_USB20_P <<<

20 SD_READ_MODE# >>>

USB3.0

PORT1

16 USB2_USB30_RX_N <<<

16 USB2_USB30_RX_P <<<

16 USB2_USB30_TX_N <<<

16 USB2_USB30_TX_P <<<

16 USB2_USB20_N <<<

16 USB2_USB20_P <<<

USB CONTROL

16 USB_OC# <<<

24,35 USB_PWR_EN# <<<

LAN

16 LAN_PCIE_RX_N <<<

16 LAN_PCIE_RX_P <<<

16 LAN_PCIE_TX_N <<<

16 LAN_PCIE_TX_P <<<

18 LAN_CLK_CPU_N <<<

18 LAN_CLK_CPU_P <<<

18 LAN_CLKREQ_CPU_N >>>

24 PM_LAN_ENABLE >>>

24 PCIE_LAN_WAKE# >>>

16 LOW_CABLE_DETECT# <<<

FP

16 FP1_USB20_N <<<

16 FP1_USB20_P <<<

24 FPR_SCAN# >>>

64 KBC_PWRBTN#_R <<<

17,40,51 PM_SLP_S# >>>

20,24 LID_CL_SIO# <<<

24 LID_POWER_ON# >>>

20,24 LID_CL_SIO_TAB# <<<

17,40,61,62,63,91 PLT_RST# <<<

24,64 LED_MASK# >>>

20,65 CPU_IC_SCL_P0 <<<


20,65 CPU_IC_SDA_P0 <<<

44 PWR_CHG_CSOP_R <<<


44 PWR_CHG_CSOP_R <<<

55 3D3V_LCDVDD_R >>>


USB2.0 Power




LID sensor




CRD




USB3.0 PORT1




FP




USB2.0 PORT



I/O Board Connector



0514 double check



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose appearance without get Wistron permission.

80LT 15 3294 0822

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File

Size

Custom

Monday, December 05, 2017

IO Board Connector

Document Number

Mockingbird_CML

Rev

SC



D

D

C

C

B

B

A

A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Mockingbird CML

Rev

SC

Date: Monday, December 09, 2019

Sheet 67 of 105

SSID = Debug

ESPI


18,24 ESPI_CLK >>>
18,24 ESPI_RESET# >>>
18,24 ESPI_CS# >>>

18,24 ESPI_IQ[3..0] <<>>
ESPI_IO3
ESPI_IO2
ESPI_IO1
ESPI_IO0


UART

24 HOST_DEBUG_TX >>>
20 UART_2_CTXD_DRXD >>>
20 UART_2_CRXD_DTXD <<<

ESPI Debug Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4


Document Number
Mockingbird_CML

Rev
SC

Date: Monday, December 09, 2019Sheet 68 of 105


(Blanking)

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>Reserved</i>					
Size A4	Document Number <i>Mockingbird_CML</i>				Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 69		of 105	

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 71	of 105

SSID =TypeC

74 PD_VBUS_C_CTRL1 <<< _____

EC

24 TYPEC_SMBDA >>> _____

24 TYPEC_SMBCLK >>> _____

74 VBUS_P_CTRL <<< _____

24 CCG5C_IC_INT# >>> _____

0513

MUX TUSB546

73 IC_DATA_PD >>> _____

73 IC_CLK_PD >>> _____

4.73 DP1_HPD_CPU <<< _____

73 CCG5_SBU1 <<< _____

73 CCG5_SBU2 <<< _____

74 NXSP393_FO >>> _____

TYPE-C CONNECTOR

73 USB1_CC1 >>> _____

73 USB1_CC2 >>> _____

73 TOP_MUX_P_L <<< _____

73 TOP_MUX_N_L <<< _____

73 BOT_MUX_P_L <<< _____

73 BOT_MUX_N_L <<< _____

73 USB1_SBU1 <<< _____

73 USB1_SBU2 <<< _____

PCH

16 USB4_USB20_P >>> _____

16 USB4_USB20_N >>> _____

From System

3D3V_S5

D7202

SBA0520Q-R1-00001-GP-U

083.00520.0F8F

2nd = 083.05S40.001F

3D3V_S5

D7203

SBA0520Q-R1-00001-GP-U

083.00520.0F8F

2nd = 083.05S40.001F

VCC3PD_1

R7210

0R0402-PAD

VDDO

R7210

0R0402-PAD

For debattery

Power

VDDO

C7203

4D70D-X262B/1U-02S

C7204

4D70D-X262B/1U-02S

C7207

4D70D-X262B/1U-02S

VCC3PD_1

C7210

4D70D-X262B/1U-02S

C7212

4D70D-X262B/1U-02S

SCD1U16V2KX-3DLGP 2

1 C7218

PD_VCCD

20V_VCCPD_VBUS

3D3V_S5

R7225 1

10KR2J-3-GP

BY

R7226 1

10KR2J-3-GP

BY

R7216

1

NXSP393_FO

U7201

VDDO

31

VDDO

32

VDDIO

19

VSYS

33

VCCD

8

VSV

22

VBUS

CSP

1

CSN

15

CCG5C_IC_INT#

17

TYPEC_SMBCLK

16

TYPEC_SMBDA

5

CCG5C_MOD_ID2

4

IC_CLK_PD

3

IC_DATA_PD

21

CCG5C_MOD_ID1

20

CCG5C_TLM#

13

CCG5C_PROCHOT#

14

UV_OCP_TRIP/SCL_4

2

SCL3/VSEL_1

SDA3/VSEL_2

30

SDO

1

CCG5C_SWD_CLK/CCG5C_IC_CFG_EC

2

CCG5C_SWD_ID

6

SWD_CLKI2C_CFG

SWD_IOAP_RST

1

CYPD5126-40LQXT-16-GP

071.05126.0S03

11

VBUS_P_CTRL_G

12

PD_VBUS_C_CTRL1_C

9

USB1_CC1

7

USB1_CC2

23

USB4_USB20_P

24

USB4_USB20_N

29

TYPEC_SMBCLK

30

TYPEC_SMBDA

28

TOP_MUX_P_L

27

TOP_MUX_N_L

35

USB1_SBU1

34

USB1_SBU2

36

CCG5C_SBU1

37

CCG5C_SBU2

38

AUX_P

39

AUX_N

38

LSTX

39

LSRX

10

PD_XRES

18

CPD_DP1/DPD_MUX

2

0R0402-PAD

DP1_HPD_CPU

VDDO

R7207

10KR2F-2-GP

R7209

100KR2J-1-GP

GND

41

PD_XRES

1

R7221

4K7R2J-2-GP

C7219

4D70D-X262B/1U-02S

75.27002.F7C

2nd = 015.27002.0E7C

2N7002KDW-1-GP

75.27002.F7C

2nd = 015.27002.0E7C

MOD ID Settings

VDDO

R7201

51KR2J-1-GP

R7212

150KR2J-1-GP

R7215

150KR2J-1-GP

CCG5C_MOD_ID1

MOD ID Settings

VDDO

R7212

51KR2J-1-GP

R7214

150KR2J-1-GP

CCG5C_MOD_ID2

CCG5C_SWD_CLK/CCG5C_IC_CFG_EC

R7219

KR2F-3-GP

DY

R7221

KR2F-3-GP

DY

TYPE-C CONNECTOR

73 USB1_CC1 >>> _____

73 USB1_CC2 >>> _____

73 TOP_MUX_P_L <<< _____

73 TOP_MUX_N_L <<< _____

73 BOT_MUX_P_L <<< _____

73 BOT_MUX_N_L <<< _____

73 USB1_SBU1 <<< _____

73 USB1_SBU2 <<< _____

PCH

16 USB4_USB20_P >>> _____

16 USB4_USB20_N >>> _____

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DELL

Wistron Corporation

File

USB PD(CYPD5126)

Size

Document Number

Mockingbird CML

Rev

SC

Date

Monday, December 08, 2019

Sheet

72

of

108



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	Mockingbird_CML	SC
Date: Monday, December 09, 2019		Sheet 75 of 105




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File **GPU(1/5)PEG**

Size	Document Number	Rev
Custom	Mockingbird CML	SC
Date:	Monday, December 01, 2015	Sheet 76 of 105



<Core Design>



Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(2/5)DIGITALOUT

Size
A2

Document Number
Mockingbird_CML

Date
Monday, December 05, 2016

Rev
SC

Sheet 77 of 106


<Core Design>



File		GPU/4/SGPIO/STRAP	
Doc	Doc	Mockingbird_CML	SC
Date: 2019/01/04		Sheet 29 of 100	

5	4	3	2	1
D				D
C				C
B				B
A				A

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(5/5)PWR/GND

Size

Document Number

Rev

Custom

Mockingbird_CML

SC

Date


Monday, December 09, 2019

Sheet

80


of

105




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 121, Taiwan, R.O.C.	
File		GPU-VRAM1.2 (1/4)	
Size	Document Number	Rev	
Custom	Mockingbird CML	SC	
Date	Monday, December 09, 2019	Sheet	81 of 105



<Core Design>

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.</small>	
File		GPU-VRAM3.4 (2/4)	
Size	Document Number	Rev	
Custom	Mockingbird CML	SC	
Date	Monday, December 09, 2019	Sheet	82 of 105



D

D

C

C


B


B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Mockingbird_CML		SC
Date:	Monday, December 09, 2019		Sheet 83 of 105




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GPU-VRAM7,8 (4/4)	
Size	Document Number			Rev
A3	Mockingbird CML			SC
Date:	Monday, December 09, 2019		Sheet	84 of 105



<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>Reserved</i>					
Size A3	Document Number <i>Mockingbird_CML</i>				Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet	87	of	105

5

4

3

2

1

D

D

C

C

(Blanking)

B

B




A

A


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Reserved</i>			
Size A4	Document Number <i>Mockingbird_CML</i>		Rev <i>SC</i>
Date: Monday, December 09, 2019		Sheet 88	of 105


SSID = UnusedParts



SSID = EMI Capacitors



SSID = RF Capacitors









(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Mockingbird_CML</i>		<i>SC</i>
Date:	Monday, December 09, 2019		Sheet 90 of 105

SSID = TPM



17,40,61,62,63,66	PLT_RST#	>>>
18,24,25	SPI_CLK_ROM	>>>
15,18,24,25	SPI_SI_ROM	>>>
18,24,25	SPI_SO_ROM	>>>
18	SPI_CS_ROM_N2	>>>
20	PIRQA#	>>>
18	TPM_SPI_IRQ#	>>>



SPI_SI_ROM	R9133	1	TPM	15R1F-GP	SPI_SI_ROM	TPM	21
SPI_SO_ROM	R9132	1	TPM	15R1F-GP	SPI_SO_ROM	TPM	24
SPI_CS_ROM_N2	R9130	1	TPM	0R1J-GP	SPI_CS2#_IC	TPM	20
SPI_CLK_ROM	R9138	1	TPM	15R1F-GP	SPI_CLK_ROM	TPM	19

Close to U2501

PLT_RST#




TPM

SDA/GPIO0	29	TPM_GPIO0	1	TP9101
SCL/GPIO1	30	TPM_GPIO1	1	TP9102
PIRQ#/GPIO2	18	SPI_IRQ#_TPM2	1	TP9103
GPIO3	6	TPM_GPIO3	1	TP9104
GPIO4	13	TPM_GPIO4	1	TP9104
PP/GPIO6	4	TPM_GPIO6_PP	1	TP9104
NC#7	7			
NC#9	9			
NC#10	10			
NC#11	11			
NC#12	12			
NC#14	14			
NC#15	15			
NC#25	25			
NC#26	26			
NC#27	27			
NC#28	28			
NC#31	31			
NC#32	32			


<Core Design>



Title				INT IO (TPM)			
Size		Document Number			Rev		
A4		Mockingbird_CML			SC		
Date:		Monday, December 09, 2019		Sheet		91	of 105



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size
A3

Document Number
Mockingbird_CML


Date: **Monday, December 09, 2019**

Rev
SC

Sheet 92 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Mockingbird_CML


Date: Monday, December 09, 2019

Rev
SC

Sheet 93 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Mockingbird_CML


Date: Monday, December 09, 2019

Rev
SC

Sheet 94 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Mockingbird_CML


Rev
SC

Date: Monday, December 09, 2019

Sheet 95 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Mockingbird_CML		Rev SC
Date: Monday, December 09, 2019		Sheet 96	of 105


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>LVDS Switch</i>			
Size A4	Document Number Mockingbird CML		Rev SC
Date:	Monday, December 09, 2019		Sheet 97 of 105

Main Func = Firmware SW


19 ME_FWP_SW>>>
24 ME_FWP <<<




	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Debug (XDP debug)</i>			
Size A4	Document Number <i>Mockingbird_CML</i>		Rev SC
Date: Monday, December 09, 2019	Sheet	99 of	105


CLK Block Diagram




[illegible][illegible]

Title			
<i>Change History</i>			
Size A3	Document Number <i>Mockingbird_CML</i>	Rev <i>SC</i>	
Date:	Monday, December 09, 2019	Sheet 101 of 105	


Figure 12-19.WHL-U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform]




For DDR4 power sequence




KBL-U/Y Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]




NV N17S GPU Power ON sequence




NV N17S GPU Power Down sequence




Tulip Skylake POWER UP SEQUENCE DIAGRAM (NON Deep Sx Platform)







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

